We describe the design and optimization of low-noise, single-stage output amplifiers for p-channel charge-coupled devices (CCDs) used for scientific applications in astronomy and other fields. The CCDs are fabricated on highresistivity, 4000-5000 Ω-cm, n-type silicon substrates. Single-stage amplifiers with different output structure designs and technologies have been characterized. The standard output amplifier is designed with an n + polysilicon gate that has a metal connection to the sense node. In an effort to lower the output amplifier readout noise by minimizing the capacitance seen at the sense node, buried-contact technology has been investigated. In this case, the output transistor has a p + polysilicon gate that connects directly to the p + sense node. Output structures with buried-contact areas as small as 2 μm × 2 μm are characterized. In addition, the geometry of the source-follower transistor was varied, and we report test results on the conversion gain and noise of the various amplifier structures. By use of buried-contact technology, better amplifier geometry, optimization of the amplifier biases and improvements in the test electronics design, we obtain a 45% reduction in noise, corresponding to 1.7 e − rms at 70 kpixels/sec.
INTRODUCTION
Charge-coupled devices (CCDs) are the detectors of choice for demanding scientific applications such as astronomy and astrophysics. Large format, back-illuminated devices with high quantum efficiency and low noise form the basis for existing and planned large camera systems on astronomical telescopes such as the VLT Survey Telescope OmegaCAM 1 (268 Megapixels), the Dark Energy Survey camera 2, 3 (520 Megapixels), the Subaru HyperSuprime camera 4, 5 (872 Megapixels), the University of Hawaii Pan-STARRS camera 6, 7 (1.4 Gigapixels), and the camera for the planned Large Synoptic Survey Telescope 8 (LSST, 3.2 Gigapixels).
Ideally the CCD read noise will be small in comparison to the shot noise from the background light levels in imaging applications. Given the desire to minimize the total time needed to read out the CCDs, e.g. 2 seconds for LSST, 8 it is necessary to reduce the CCD read noise in order to maintain shot-noise limited imaging at high readout rates since the CCD read noise increases as the square root of the pixel rate. 9 In addition, the signal can be photon-starved in spectroscopic applications in which case the read noise of the CCD output amplifier can be the major noise source. The emphasis of this paper is on the investigation of methods to reduce the CCD amplifier read noise for p-channel CCDs that are fabricated on high-resistivity silicon substrates.
The organization of the paper is as follows. The background theory of CCD amplifier noise is presented, followed by a discussion of device design and technology developments that are investigated to improve the noise. This is followed by the description of experimental results measured on CCDs with varying amplifier designs. 
NOISE THEORY FOR SINGLE-STAGE, SOURCE-FOLLOWER AMPLIFIERS
For the CCDs considered in this work the output amplifier consists of a source-follower transistor M 1 that is connected to the floating diffusion as shown in Fig. 1 . The floating diffusion is reset to the potential V R by transistor M R . In this work we only consider the noise from the source-follower MOSFET M 1 .
For the case where the white noise of M 1 dominates, the read noise in electrons is given by
where V W,M 1 is the input-referred voltage noise of the source-follower transistor M 1 in units of volts rms, S V is the conversion gain in units of volts/electron at the floating diffusion, and A v is the voltage gain of the source follower. The conversion gain is
where q is the electronic charge and C T is the total capacitance at the input of the source-follower transistor, given by the sum of all the capacitances shown in Fig. 1 . From equations 1 and 2 it is clear that for low noise the total capacitance C T at the input of M 1 should be minimized. The equivalent capacitances that are of interest are shown in Fig. 1 , and are the floating-diffusion capacitance C F D , the gate-drain overlap capacitances of M 1 and M R , i.e. C gd,M1 and C gd,MR respectively, the parasitic capacitance C P due to the wiring between the floating diffusion and M 1 , and the equivalent capacitance to ground of M 1 . The latter is the Miller-effect capacitance of M 1 and is given by
where C gs,M1 is the gate-to-source capacitance of M 1 . For a surface-channel MOSFET C gs,M1 is to first order given by 2 3 C ox W L. 11 The capacitance for a buried-channel MOSFET as used here will be substantially less, and is voltage dependent due to the varying depletion of the buried channel along the length of the transistor.
12, 13
C ox for a SiO 2 gate insulator is SiO2 /x SiO2 where SiO2 and x SiO2 are the permittivty and thickness of the SiO 2 . W and L are the channel width and length of the source-follower transistor.
The small-signal voltage gain of the source follower is given by
where g m is the small-signal transconductance of the source-follower transistor M 1 and R eq is the parallel combination of the external load resistor R L and the small-signal output resistance of M 1 .
For long-channel MOSFETs the input-referred voltage noise squared of M 1 is
where k is Boltzmann's constant, T is the temperature in Kelvin, and Δf is the bandwidth in Hz. g m is given by
I D and V GS are the drain current and gate-to-source voltage of M 1 , and μ p is the hole mobility in the buried channel.
Besides C T , the other key parameter that affects the noise is the transconductance of M 1 as seen from Eqs. 1 and 5. Ideally the output transistor will have both high g m and small area to reduce C gd,M1 and C M . There are tradeoffs, however. For example, g m can be increased by increasing W but that in turn causes an increase in C gd,M1 and possibly C M . Ideally an optimization process similar to that reported for CMOS image sensors would be performed, 15 but this would require accurate device models for the output transistor that are not presently available. Nonetheless, the first-order models presented above provide a good framework for the development work described in this paper.
The analysis presented so far has neglected 1/f noise. The input-referred noise voltage squared due to 1/f noise is given by
where f is the frequency. K f is a constant in units of V 2 F that depends on the details of the fabrication process and can vary from device to device due to defects and contamination in the channel region of the transistor. As can be seen from Eq. 7 the 1/f noise increases with decreasing gate area, and this effect can be the limiting factor in terms of the benefit in capacitance reduction one achieves from reducing the size of M 1 . The 1/f noise can also be reduced by decreasing the oxide thickness according to Eq. 7, which also increases the transconductance as seen from Eq. 6. It is interesting to note that deep submicron CMOS transistors with ultra-thin gate oxides and very small channel lengths used in CMOS image sensors can easily achieve both high transconductances and small areas. Noise levels as low as 0.78 e-16 and 1.28 e-17 have been reported, with the primary limitation for the aggressively scaled CMOS transistors being excess noise due to random telegraph signal. 16 For the purposes of this study we chose not to attempt a change in the gate-oxide thickness but rather explored other options to reduce the noise.
DEVICE DESIGN AND TECHNOLOGY DEVELOPMENT FOR READ NOISE REDUCTION
In this section we describe specific efforts aimed at improving the read noise given the basic framework presented in the previous discussion. We present 2D simulation and experimental measurements of the gate-drain overlap capacitance as well as a technology development to reduce the wiring component C P of the capacitance at the floating diffusion. For the measurements 600 µm wide transistors were used. As described in the text an offset of 0.05 fF/µm was added to the experimental data points.
Gate-to-drain overlap capacitance
The gate-to-drain overlap capacitances of both the reset and source-follower transistors contribute to the total capacitance C T and hence the noise. This capacitance is proportional to the transistor width W , but as pointed out in Section 2 other considerations affect the choice of W . In terms of transistor design, a standard method to reduce the overlap capacitance is to offset the heavily-doped drain region from the edge of the polysilicon-gate electrode. 18 The buried-channel implant connects the channel of the transistor to the drain region. This method relies on photolithographic registration to set the gap spacing between the gate edge and the heavily-doped drain region, and is easily implemented in a standard scientific CCD process technology.
In order to improve our understanding of the overlap capacitance we have performed 2D simulations and compared the results to experimental measurements. Figure 2 a) shows a 2D simulation cross-section with a symmetric gap between the gate edge and the heavily-doped source and drain regions of the transistor. A gap on the source side tends to reduce the transconductance of the transistor but also reduces the punchthrough current, 19, 20 which is a consideration for transistors fabricated on high-resistivity silicon substrates as is the case in this work. 21, 22 The process simulator TSUPREM4 was used to generate the cross-section shown in Fig. 2 a) , and the 2D device simulator MEDICI was used to study the overlap capacitance. Figure 2 b) compares the simulation results to measurements on W = 600 μm transistors with n-type polysilicon gates that are included as part of the process monitor test devices on the CCD wafer layout. Published data are included for comparison. 18 The transistors used for the measurement were prescreened by measuring their current-voltage characteristics with source and drain interchanged. Only transistors with nearly identical characteristics in both configurations were used for the capacitance measurements. In this way we were able to avoid transistors with photolithographic misalignment that would have resulted in an incorrect estimate of the gap spacing.
The capacitance measurements were taken with a Hewlett Packard 4284A LCR meter. The transistor gate was grounded for the measurements. Even with the 600 μm-wide transistors the measurements were challenging due to the small magnitude of the overlap capacitance. After careful calibration and subtraction of the cable capacitance, we observed a more or less constant offset between the measurements and simulations. We have added a slight offset of 30 fF (0.05 fF/μm) to the data that is shown in Fig. 2 b) . With the addition of this offset we find reasonably good agreement between the measurements and simulations. There are two interesting trends observed in Fig. 2 b) . The reduction in overlap capacitance is a strong function of the gap spacing for spacings of about 2 μm and below, but for larger gap sizes there is little improvement and even some degradation. The transistors used in this study had a gap spacing of 1.5 μm at both the source and drain sides. Secondly, the overlap capacitance is a function of the drain voltage and decreases as more voltage is dropped across the drain region. In section 4.3 we describe the methods available to bias the source-follower transistor in order to increase the voltage drop across the drain region, and the resulting effects on the noise.
The dashed lines in Fig. 2 a) show the edge of the depletion regions. The depletion depth at the surface beneath the gate is much greater than the oxide thickness, and therefore it is the surface depletion that mainly determines the gate-to-source capacitance C gs .
12, 13 The dependence of C gs on the depletion depth causes the Miller-effect capacitance to be a function of the bias conditions of the source-follower transistor.
Buried-contact development
In this section we describe a technology development intended to reduce the interconnect capacitance between the floating diffusion and the polysilicon-gate electrode of the output transistor, as well as the floating-diffusion capacitance itself. Figure 3 a) shows a conventional metal connection between the floating diffusion and the polysilicon-gate electrode of the output transistor. The connection to the floating diffusion in this case is aluminum that contacts the floating diffusion through an opening etched in the SiO 2 insulator between the aluminum and the silicon substrate. The contact opening must be smaller than the implanted floating-diffusion area in order to guarantee an ohmic contact to the floating diffusion when taking into account registration errors in the photolithography process. As a result the floating-diffusion area is larger than the minimum area allowed by the process design rules. For the particular process used the floating-diffusion implant must extend beyond the contact by at least 1.5 μm. In addition, the metal must similarly contact the polysilicon-gate electrode. For the conservative design shown in Fig. 3 a) the floating-diffusion size is 9 μm × 9 μm. Fig. 3 b) shows a direct contact between the polysilicon-gate electrode and the floating diffusion, which is referred to in this work and elsewhere as a buried contact. The buried contact allows for a minimum sized floatingdiffusion area, thereby reducing C F D . The area that would otherwise be needed for a conventional connection to make contact to the polysilicon-gate electrode is eliminated. The latter allows the output transistor to be placed closer to the floating diffusion, which reduces the interconnect capacitance C P . The benefit of the buried contact is a reduction in the floating-diffusion and interconnect capacitance, and has been shown to yield excellent results in terms of noise for n-channel CCDs.
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The challenge to implement buried contacts in the p-channel technology described here is the need to contact a p-type floating diffusion. The three polysilicon layers are doped n type, and therefore cannot make a direct connection to a p + floating diffusion. The choice of n-doped polysilicon is due to the smaller sheet resistance that can be achieved with n-type doping when compared to p-type. As a result a fourth polysilicon layer that is implanted with boron to form p-type polysilicon is used for the buried contact and gate electrode of the output transistor. The buried-contact opening is formed by etching of the SiO 2 layer over the floating-diffusion region. The same photoresist mask that defines the etched region is then implanted with boron, resulting in a self-aligned implant. The fourth polysilicon layer is then deposited, making direct contact to the implanted floating diffusion. The polysilicon is in turn implanted with boron and subsequently patterned to form the gate electrode and connection to the floating diffusion. The implants are then annealed, and the remaining process steps are conventional.
The two buried-contact sizes were 9 μm × 2 μm and the minimum-sized 2 μm × 2 μm. The latter required a gradual reduction in the serial-register width in the extended pixel region as can be seen in Fig. 3 b) .
MEASUREMENT RESULTS
The CCDs used in this study are 1022 × 1252 and 1022 × 682 (15 μm pixel)
2 frame-transfer devices with amplifiers of varying design located at each of the four corners. The p-channel CCDs were fabricated on highresistivity, float-zone refined, 4000-5000 Ω-cm silicon substrates that are approximately 650 μm thick. At the typical 40V substrate bias used in this work the substrates are only partially depleted, with an estimated depletion depth of 200-300 μm. Traditional floating diffusions and single-stage, source-follower amplifiers are used. The load resistors of the source followers are located external to the CCD. The CCD vertical and horizontal registers have three-phase clocks that are designed for split readout. An independently clocked transfer gate is used to transfer signal charge from the vertical register into the horizontal register. Each horizontal register is followed by a summing well, output gate, floating-diffusion sense node, and a single-stage, source-follower amplifier.
All tests were conducted at −140
o C at a read out rate of 70 kpixels/sec. The CCD output signal was digitized to 16 bits. The CCD system gain was calibrated using a 55 Fe x-ray source 9 that generates a charge signal corresponding to approximately 1570 e − at −140 o C. To obtain the total deposited charge for each incident x-ray, an array of 3 × 3 pixels was summed. The read noise was determined by measuring the Gaussian width of the overscan signal and correcting by the measured system gain. The gain components of the test system consist of the charge conversion gain S V of the sense node, the on-chip, source-follower amplifier gain, the off-chip JFET source-follower gain where applicable, and the gains of the external pre-amplifier and signal-processing circuitry of the commercial CCD controller used in this work.
24
For this study the source-follower transistor channel dimensions were varied as well as the method to make contact to the floating diffusions. The standard source-follower amplifier MOSFET that was included as a reference on both CCDs has an n-type polysilicon gate of width W = 47 μm and length L = 6 μm. The n-type polysilicon gate makes contact to the p + floating diffusion via a metal connection as described in the previous section. The other three source-follower amplifier configurations on each CCD have p + polysilicon gates that make contact to the p + floating diffusion via the buried contact. The dimensions of the buried contacts were 9 μm × 2 μm and 2 μm × 2 μm for the 1022 × 1252 and 1022 × 682 CCDs, respectively. For the transistors with p + polysilicon gates the W/L ratios were 47/6, 20/6 and 12/3 resulting in 6 combinations of W/L and buried-contact size.
The 12/3 transistor was observed to suffer from short-channel effects and degraded read noise when compared with the standard amplifier despite the reduction in capacitance. Simulation studies do predict possible performance improvements for a 3 μm gate length if the gate-insulator thickness is substantially reduced, and that could be the subject of a future study. Also, the read noise measured on the 47/6 amplifier with the p + polysilicon gate and buried contacts showed marginally improved results when compared with the standard 47/6 amplifier with the metal connection to the floating diffusion. We were able to demonstrate significant improvement in the noise performance of the amplifiers with the 20/6 output transistor, and the measured noise results are summarized in Fig. 4 . Table I contains the details on the corresponding DC biasing conditions and the source-follower and floating diffusion conversion gains A v and S V , respectively. In the following we will focus on Table 1 . DC operating conditions, source-follower voltage gains Av, floating diffusion conversion gains SV and measured noise corresponding to 5 of the data points shown in Fig. 4 . For the first three 20/6 entries the buried-contact size was 9 µm × 2 µm. The last entry in the table is for a 2 µm × 2 µm buried contact. The VGS values are calculated from the externally-applied voltages and do not account for clock feedthrough effects when the reset transistor is turned off. the read noise performance of the amplifier with W/L = 20/6 and will describe the methods used to achieve the noise reductions seen in Fig. 4. 
20/6 with buried contact at standard biasing conditions
The goal of the initial study was to compare the 20/6 transistor amplifier to the standard version under the same external biasing conditions. The standard conditions are at a power supply voltage V DD = −22 V, a reset level of V R = −12.5 V and a load resistor value of R L = 20 k Ω. As seen from Fig. 4 the read noise for the amplifier with the 20/6 transistor and buried contact is 2.98 e − as compared to 3.15 e − for the standard amplifier. As seen in Table I , this small reduction in read noise is attributed to a lower total capacitance and correspondingly larger conversion gain S V due to the buried contact with reduced C P and smaller transistor width. The read noise is improved despite the smaller transconductance and source-follower voltage gain for the 20/6. For Table I the output voltage is measured directly with the output current inferred from V OUT and R L . The source-follower voltage gain A v is measured via injection of a sinusoidal signal into the reset-drain node, and the conversion gain is calculated from the measured 55 Fe conversion gain taking into account the total voltage gain in the electronics chain. The gate-to-source voltage is calculated, and does not take into account the reset-clock feedthrough that raises the floating-diffusion potential when the reset transistor is turned off.
Effect of the load resistor
A further reduction in noise from 2.98 e − to 2.68 e − was realized by increasing the value of R L from 20 kΩ to 30 kΩ as seen when comparing the 2nd and 3rd bars from the left in Fig. 4 . As seen in Table I the drain current was reduced from −0.80 mA to −0.58 mA, resulting in a decrease in the output-transistor transconductance according to Eq. 6. This was offset by an increase in the equivalent output resistance R eq of the amplifier for R L of 30 kΩ with the voltage gain remaining about the same. The larger V GS , i.e. 5.0V versus 3.5V from Table  I , will increase the depletion depth under the gate. This change in V GS is consistent with the reduction in the output current noted above. The increased surface depletion reduces C gs,M1 as discussed in Section 3.1. This reduces the Miller-effect capacitance (Eq. 3) even though the gain is unchanged to first order, and therefore we attribute the lower noise to the reduced capacitance. It is interesting to note that this effect overcomes the increase in noise due to the thermal noise contribution of R L that is given by V RL 2 /Δf = 4kT R L .
Effect of V DD and V R
In order to investigate further improvements in noise, the effect of the DC bias voltages was studied. To aid in the understanding we have performed current-voltage measurements on source-follower transistors. The reset transistor shown in Fig. 1 was biased to its on state. This allows for the application of the source-follower gate voltage via the conducting channel of the reset transistor. The drain and source connections are the V DD and source-follower output connections. The measurements were done with a Hewlett Packard 4145B Semiconductor Parameter Analyzer. 
The two bias conditions that are represented in Fig. 5 a) are for V R /V DD /R L values of −12.5 V/−22 V/20 kΩ and −9 V/−25 V/30 kΩ. The operating point of the transistor occurs at the intersection of the load line and the current-voltage characteristics where in addition Kirchhoff's voltage law is satisfied. Interpolation is used to draw the smooth curves connecting the loci of points corresponding to Eq. 8. As noted earlier the gate voltage will be higher than V R due to clock feedthrough when the reset transistor is turned off.
As can be seen in Fig. 5 a) , the V R /V DD /R L values of −9 V/−25 V/30 kΩ result in the transistor being biased deeper into the saturation region with more negative V DS than for the −12.5 V/−22 V/20 kΩ case. Referring to Table I , the reverse bias between the gate and channel is also larger for the −9 V/−25 V/30 kΩ combination. The gate-to-drain overlap and gate-to-source capacitances are reduced, leading to an improvement in the conversion gain S V from 5.8 to 7.0 μV/e − according to Table I . The source-follower voltage gain is also improved from 0.61 to 0.66, and the measured gain is consistent with first-order calculations based on the data in Fig. 5 a) .
To study in more detail the effects of V R and V DD on the output-amplifier read noise we varied V R from the standard −12.5 V to −9.0 V in steps of 0.5 V. To prevent hole injection from the floating diffusion and for proper CCD performance we were required to shift the CCD clocks and bias voltages accordingly. The total clock excursions were kept constant at 10 and 8 V for the serial and vertical clocks, respectively. 9 Also, as noted earlier the change of V R from −12.5 V to −9.0 V causes a larger gate-to-drain voltage as seen in Table I and Fig. 5 a) , and threshold voltage shifts due to hot-carrier trapping will be a concern for sufficiently large values of V GD .
The net effect of changing V DD from −22 to −25 V and V R from −12.5 to −9 V for the 20/6 with 30 kΩ load is a reduction in the read noise of 0.42 e − to a level of 2.26 e − . As seen in Fig. 4 , when compared to the 47/6 amplifier read noise of 3.15 e − at standard conditions the total read noise reduction is 0.89 e − . This improvement is due to the cumulative effects of reduced capacitance due to the buried contact, smaller transistor width with reduced Miller effect, and increased voltage drops across the transistor electrodes that reduce the gate-to-drain and gate-to-source capacitances.
Effect of buried-contact size
The measurement results presented in the previous sections were for a buried-contact size of 9 μm × 2 μm. As mentioned previously, CCDs were also fabricated with a minimum-sized buried contact of 2 μm × 2 μm in order to reduce the floating-diffusion capacitance even further. Figure 6 shows the gain and noise as a function of V R with V DD as a parameter comparing the standard transistor and the 20/6 with 9 μm × 2 μm and 2 μm × 2 μm buried contacts. The y-axis scales are the same in Fig. 6 a) and b) in order to emphasize the increase in conversion gain due to the smaller buried contact. From Table I the smaller buried contact results in a conversion gain improvement of more than 30% at V R /V DD /R L values of −9 V/−25 V/30 kΩ. The corresponding noise reduction is nearly 20%, from 2.26 e − to 1.86 e − . The last row in Table I shows the DC operating point of the transistor with the 2 μm × 2 μm buried contact. The bias points are slightly different than for the 9 μm × 2 μm case under the same conditions due to wafer to wafer variations.
There are three additional entries in Fig. 4 that show the noise improvements realized with a JFET sourcefollower buffer inserted between the CCD output and the preamplifier. The JFET model number is J176. The circuit is located on a flex circuit near the CCD to reduce the wiring capacitance. The load resistor is operated cold at a temperature comparable to the CCD. The load resistor was at room temperature when the JFET buffer was not used. The JFET buffer has a smaller effective input capacitance than the preamplifier. The latter is located outside the cryostat with correspondingly larger wiring capacitance. The reduced capacitive load on the CCD amplifiers allows for faster on-chip transition times where the dominant RC time constant for the on-chip amplifier is the product of 1/g m of the output transistor and the load capacitance of the following stage. We attribute the improvements in noise with the JFET buffer to be due to improved noise rejection from the correlated double signal processing circuitry with the faster waveforms. The minimum noise achieved using the JFET buffer and the 20/6 with 2 μm × 2 μm buried contact is 1.70 e − , which is a 45% improvement over the 47/6 amplifier operated at standard conditions.
DISCUSSION
The noise improvements described in the previous sections arise primarily from reductions in the total capacitance at the floating diffusion. In addition to the key technology development of the buried contact, a major part of the noise-reduction effort had to do with determining the DC operating conditions that reduce the voltage-dependent capacitances C gd and C gs . The floating-diffusion capacitance is also voltage dependent, and we intend to repeat the noise study on fully depleted devices. As pointed out earlier, the devices used in this study are fabricated on thick substrates that are partially depleted. The floating-diffusion component of the capacitance in this study could be smaller than what will be observed on a 200-250 μm thick, fully depleted device.
The results presented here are for a small number of devices from one fabrication lot of wafers. We plan to repeat this effort on additional lots to determine the reproducibility of the buried-contact processing as well as to study in more detail the effect on noise due to wafer-to-wafer variations. Improvement in the device design of the output transistor is an avenue for future noise reduction. Given that the output transistor with the buried contact uses a fourth layer of polysilicon, one can consider a gate dielectric thickness and channel doping that is different than that used in the CCD channels. We have performed preliminary 2D simulations where the output-transistor gate dielectric thickness and gate length were decreased, and have studied the effects of these changes on the device g m , output resistance, and capacitances with encouraging results.
SUMMARY
We have presented the results of an experimental study aimed at improving the noise performance of p-channel CCDs that are fabricated on high-resistivity silicon substrates. The development of a buried contact to reduce the interconnect and floating-diffusion capacitance has been described as well as the effect of the DC operating point of the output transistor on the read noise. The noise was reduced from 3.15 e − for the standard amplifier to as low as 1.70 e − at 70 kpixels/sec for a smaller amplifier utilizing a buried contact and optimized biasing.
